



PIC16C74


- RISC mikrogrmilnik
- 35 ukazov fiksne dolžine
- 4Kx14 besed programskega pomnilnika
- 192 bajtov podatkovnega pomnilnika (registri)
- 33 vhodno/izhodnih priključkov
- 3 časovniki (2x8 bit in 1x16 bit)
- 8 analognodigitalnih pretvornikov
- sinhroni serijski vmesnik (I²C)
- asinhroni serijski vmesnik (RS232)
- 12 prekinitvenih izvorov
- 2 modula za obdelavo časovnih signalov





Organizacija pomnilnika

■ Programski pomnilnik



- 13 bitni naslovi (8K)
- 8 vgnezditev klicev podprogramov
- razdeljen na strani po 2K
- reset vektor
- prekinitveni vektor


■ Podatkovni pomnilnik (registri)

- posebno (0-1f) in splošno namenski (20-7f) registri
- razdeljeni v dve banki
- direktni in posredni dostop (STATUS, FSR in INDF)

File Address	File Address
00h	INDF ⁽¹⁾
01h	TMR0
02h	PCL
03h	STATUS
04h	FSR
05h	PORTA
06h	PORTB
07h	PORTC
08h	PORTD ⁽²⁾
09h	PORTE ⁽²⁾
0Ah	PCLATH
0Bh	INTCON
0Ch	PIR1
0Dh	PIR2
0Eh	TMR1L
0Fh	TMR1H
10h	T1CON
11h	TMR2
12h	T2CON
13h	SSPBUF
14h	SSPCON
15h	CCPR1L
16h	CCPR1H
17h	CCP1CON
18h	RCSTA
19h	TXREG
1Ah	RCREG
1Bh	CCPR2L
1Ch	CCPR2H
1Dh	CCP2CON
1Eh	ADRES
1Fh	ADCON0
20h	ADCON1
General Purpose Register	
General Purpose Register	
7Fh	
Bank 0	
Bank 1	
FFh	

Direktni in posredni dostop

FIGURE 4-18: DIRECT/INDIRECT ADDRESSING



For register file map detail see Figure 4-4, and Figure 4-5.

■ Osnovni namenski registri


Programski števec


PC equ 2



Zadrževalni register za PŠ


PCLATH equ 0ah





Statusni register

STATUS equ 3



Z - 1 => rezultat operacije = 0

C - 1 => pri operaciji je prišlo do prenosa


DC-1 => prenos med bitoma 3 in 4

IRP,RP1,RP0 - naslavljanje registrov



00000001
+ 11111111
<hr/>
C = 10000000
DC = 1 Z = 1

Vhodno izhodni registri

- Registri smeri (TRISA, TRISB, TRISC, TRISD, TRISE)



- Vhodno/izhodna vodila (PORTA, PORTB, ..., PORTE)



Večina priključkov ima dvojno funkcije. Ob zagonu so vodila B, C in D konfigurirana kot vhodno/izhodni priključki (vhodi), vodili A in E pa kot analogni vhodi.

Nabor ukazov

■ Ukazi za premikanje podatkov

MOVF f,d $f \rightarrow W$ ali $f \rightarrow f$

MOVWF f $W \rightarrow f$


MOVLW k $k \rightarrow W$

CLRF f $0 \rightarrow f$

CLRW 0 $0 \rightarrow W$

SWAPF f,d zamenja

spodnje in zgornje 4 bite



f - številka registra
d - rezultat operacije
 (0 - W, 1 - reg)
k - konstanta

■ Aritmetični ukazi

ADDWF	f,d	$f+W \rightarrow W$ ali $f+W \rightarrow f$
SUBWF	f,d	$f-W \rightarrow W$ ali $f-W \rightarrow f$
INCF	f,d	$f+1 \rightarrow W$ ali $f+1 \rightarrow f$
DECF	f,d	$f-1 \rightarrow W$ ali $f-1 \rightarrow f$
ADDLW	k	$k+W \rightarrow W$
SUBLW	k	$k-W \rightarrow W$

f - številka registra
d - rezultat operacije
(0 - W, 1 - reg)
k - konstanta


■ Logični ukazi

ANDWF	f,d	f and $W \rightarrow W$ ali f and $W \rightarrow f$
IORWF	f,d	f or $W \rightarrow W$ ali f or $W \rightarrow f$
XORWF	f,d	f xor $W \rightarrow W$ ali f xor $W \rightarrow f$
ANDLW	k	k and $W \rightarrow W$
IORLW	k	k or $W \rightarrow W$
XORLW	k	k xor $W \rightarrow W$
COMF	f,d	$\text{not } f \rightarrow W$ ali $\text{not } f \rightarrow f$


A	B	and	or	xor
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

- Ukazi rotiranja

RLF f,d



RRF f,d



- Ukazi za delo z biti

BCF f,b

bríše bit b v registru f

BSF f,b

postavi bit b v registru f

b = 0..7

■ Ukazi za nadzor izvajanja programa

GOTO	k	brezpogojni skok na lokacijo k
BTFSC	f,b	testira bit b v registru f in preskoči naslednji ukaz, če je bit zbrisan (0)
BTFSS	f,b	testira bit b v registru f in preskoči naslednji ukaz, če je bit postavljen (1)
INCFSZ	f,d	izvede INCF in preskoči naslednji ukaz, če je rezultat 0
DECFSZ	f,d	izvede DECF in preskoči naslednji ukaz, če je rezultat 0
CALL	k	klic podprograma
RETURN		vrnitev iz podprograma
RETLW	k	vrnitev s konstanto
RETFIE		vrnitev iz prekinitvene rutine

■ Sistemski ukazi

NOP

porabi čas

CLRWDT

izbriše časovni stražnik (watch-dog timer)

SLEEP

preklopi krmilnik v stanje pripravljenosti

Zgledi programov

■ Začetek programov in inicializacija


```
STATUS EQU 3 ; definicija simboličnih konstant
PORTB EQU 6
TRISB EQU 6
RP0 EQU 5 ; bita za preklop bank
RP1 EQU 6

ORG 0h ; premik prevajanja na začetek EPROM-a
START BSF STATUS,RP0 ; preklop na banko 1
BCF STATUS,RP1

MOVLW 0fh ; inicializacija vodila B (00001111)
MOVWF TRISB ; priključki RB0-RB3 so vhodi,
; priključki RB4-RB7 so izhodi
BCF STATUS,RP0 ; preklop na banko 0
```


■ Prižiganje lučke (LED)

Na priključek RB0 je povezana svetleča dioda (LED)




```
PORTB EQU    6      ; definicija simboličnih konstant
TRISB EQU    6

START  ...
      MOV LW 0      ; inicializacija vodila B
      MOV WF TRISB ; vse linije vodila B so izhodne
      ...
      BSF    PORTB,0 ; prižiganje diode
      ...
      BCF    PORTB,0 ; ugašanje diode
```

■ Testiranje stikala

Na priključek RC0 je povezano stikalo po naslednji shemi




```
PORTC EQU 7 ; definicija simboličnih konstant
...
START ...
    MOV LW 0ffh ; inicializacija vodila C
    MOV W F TRISC ; vse linije vodila C so vhodne
    ...
    BTFSC PORTC,0 ; testira bit in preskoči, če je "0"
    GOTO IZKLOP ; tipka je izklopljena
    VKLOP ... ; tipka je vklopljena
```

Naloga

Na PIC priključite 8 svetlečih diod in dve tipki. Dioda naj svetijo v skladu z nekim binarnim številom. Vsakokrat ko pritisnemo prvo tipko naj se binarna kombinacija poveča za ena, vsakokrat ko pritisnemo drugo tipko pa naj se za ena zmanjša. Program naj ne bo odvisen od tega kako dolgo držimo posamezno tipko.


DIAGRAM POTEKA



USART

Univerzalni sinhroni/asinhroni sprejemnik in oddajnik

- Omogoča full duplex asinhroni prenos podatkov ter half duplex sinhroni sprejem oz. oddajo podatkov
- Omogoča 8 ali 9 bitni prenos (pariteta)
- Ima vgrajeni generator ure prenosa



Osnovni registri

Kontrolni in statusni register oddajnika TXSTA EQU 98h

7	0					
0	TX9	TXEN	0	0	0	TRMT TX9D

- TX9 8 bitni (0) ali 9 bitni (1) prenos
- TXEN oddaja onemogočena (0) ali omogočena (1)
- TRMT status oddajnega registra: 1 - prazen, 0 - poln
- TX9D 9 bit podatka pri 9 bitnem prenosu

Kontrolni in statusni register sprejemnika RCSTA EQU 18h

7	0						
SPEN	RX9	0	CREN	0	FERR	OERR	RX9D

SPEN serijski vmesnik onemogočen (0) ali omogočen (1)
 (vpliv na priključka RC7/RX/DT in RC6/TX/CK)

RX9 onemogoči (0) ali omogoči (1) 9 bitni sprejem

CREN onemogoči (0) ali omogoči (1) sprejem

FERR napaka okvirja

OERR napaka preplavitve

RX9D 9 bit podatka pri 9 bitnem prenosu

Status sprejema PIR1 EQU 0ch

7	5					0
		RCIF				

RCIF 1 - znak je prispel 0 - znaka ni oz. se sprejema

Generator ure (Baud rate generator)

SPBRG

UQW

469

7



Določitev hitrosti prenosa podatkov:

$$\text{Hitrost prenatala} = \frac{F_{\text{osc}}}{64 (X+1)}$$


Oddajni register

TXREG
RCREG



כ
ש
כ
ש

19h 1Ah


2



Delovanje sprejemnika




Delovanje oddajnika




Naloga

Izdelajte program, ki bo preko serijskega vmesnika sprejemal znake iz PC-ja. Vsak sprejeti znak naj takoj pošlje nazaj na PC, pri čemer vse velike črke zamenja z malimi in male z velikimi. Uporabite kvarčni oscilator s frekvenco 16Mhz in postavite hitrost prenosa na 19200 baudov. Podatke prenašajte brez paritete.


DIAGRAM POTEKA



Analognodigitalni pretvorniki (8 analognih vhodov)



t_1	200
t_2	200
t_3	110
t_4	100
t_5	115




Nabor registrov

Kontrolni register AD 0

ADCON0

EQU 1Fh



ADCS1:0

ura za konverzijo:

00 Fosc/2

01 Fosc/8

10 Fosc/32

11 Interni oscillator

GO/DONE

ADON

GO/DONE

vpis 1 začne
konverzijo
1 - v izvajanju
0 - končana

CHS2:0

številka kanala:

000 RA0 100 RA5

001 RA1 101 RE0

010 RA2 110 RE1


011 RA3 111 RE2

ADON

onemogoči (0)
omogoči (1)
AD

Način povezave A/D pretvornika

FIGURE 13-3: A/D BLOCK DIAGRAM



Naloga

Izdelajte program in skonstruirajte vezje, ki bo omogočilo prikaz trenutne vrednosti vhodnega signala po principu "VU metra". To pomeni da vsaka dioda predstavlja 0,625V vhodne napetosti.








	0V	≤ 00011111
	0,625V	> 00011111
	1,25V	> 00111111
	1,875V	> 01011111
	2,5V	> 01111111
...		
	5V	11111111

DIAGRAM POTEKA



Naloga

Izdelajte program s katerim boste povezali enostavno tipkovnico in 7 segmentni LED prikazovalnik. Program naj v zanki zazna katera tipka na tipkovnici je pritisnjena, jo dekodira in prikaže na LED prikazovalniku.

1	0	1	1	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---






DIAGRAM POTEKA



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
Bank 0												
00h ⁽⁴⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	0000 0000
01h	TMR0	Timer0 module's register									xxxxx xxxxx	uuuu uuuu
02h ⁽⁴⁾	PCL	Program Counter's (PC) Least Significant Byte									0000 0000	0000 0000
03h ⁽⁴⁾	STATUS	IRP ⁽⁷⁾	RP1 ⁽⁷⁾	RP0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx	000g quuu	
04h ⁽⁴⁾	FSR	Indirect data memory address pointer									xxxxx xxxxx	uuuu uuuu
05h	PORTA	—	—	PORTA Data Latch when written; PORTA pins when read							--0x 0000	--0u 0000
06h	PORTB	PORTB Data Latch when written; PORTB pins when read									xxxxx xxxxx	uuuu uuuu
07h	PORTC	PORTC Data Latch when written; PORTC pins when read									xxxxx xxxxx	uuuu uuuu
08h ⁽⁵⁾	PORTD	PORTD Data Latch when written; PORTD pins when read									xxxxx xxxxx	uuuu uuuu
09h ⁽⁵⁾	PORTE	—	—	—	—	—	RE2	RE1	RE0	----- -xxxx	----- -uuu	
0Ah ^(1,4)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000	
0Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
0Dh	PIR2	—	—	—	—	—	—	—	CCP2IF	----- -0	----- -00	
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register									xxxxx xxxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register									xxxxx xxxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	--00 0000	--uu uuuu	
11h	TMR2	Timer2 module's register									0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000	
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register									xxxxx xxxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
15h	CCPR1L	Capture/Compare/PWM Register1 (LSB)									xxxxx xxxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM Register1 (MSB)									xxxxx xxxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	--00 0000	
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x	
19h	TXREG	USART Transmit Data Register									0000 0000	0000 0000
1Ah	RCREG	USART Receive Data Register									0000 0000	0000 0000
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)									xxxxx xxxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Compare/PWM Register2 (MSB)									xxxxx xxxxx	uuuu uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000	--00 0000	
1Eh	ADRES	A/D Result Register									xxxxx xxxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
Bank 1												
80h ⁽⁴⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
82h ⁽⁴⁾	PCL	Program Counter's (PC) Least Significant Byte									0000 0000	0000 0000
83h ⁽⁴⁾	STATUS	IRP ⁽⁷⁾	RP1 ⁽⁷⁾	RP0	T0	PD	Z	DC	C	0001 1xxx	000q quuu	
84h ⁽⁴⁾	FSR	Indirect data memory address pointer									xxxx xxxx	uuuu uuuu
85h	TRISA	—	—	PORTA Data Direction Register							--11 1111	--11 1111
86h	TRISB	PORTB Data Direction Register									1111 1111	1111 1111
87h	TRISC	PORTC Data Direction Register									1111 1111	1111 1111
88h ⁽⁵⁾	TRISD	PORTD Data Direction Register									1111 1111	1111 1111
89h ⁽⁵⁾	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits			0000 -111	0000 -111	
8Ah ^(1,4)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter						---0 0000	---0 0000
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u	
8Ch	PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000	
8Dh	PIE2	—	—	—	—	—	—	—	CCP2IE	---- --0	---- --0	
8Eh	PCON	—	—	—	—	—	—	POR	BOR ⁽⁶⁾	---- --qq	---- --uu	
8Fh	—	Unimplemented									—	—
90h	—	Unimplemented									—	—
91h	—	Unimplemented									—	—
92h	PR2	Timer2 Period Register									1111 1111	1111 1111
93h	SSPADD	Synchronous Serial Port (I ² C mode) Address Register									0000 0000	0000 0000
94h	SSPSTAT	—	—	D/A	P	S	R/W	UA	BF	--00 0000	--00 0000	
95h	—	Unimplemented									—	—
96h	—	Unimplemented									—	—
97h	—	Unimplemented									—	—
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010	
99h	SPBRG	Baud Rate Generator Register									0000 0000	0000 0000
9Ah	—	Unimplemented									—	—
9Bh	—	Unimplemented									—	—
9Ch	—	Unimplemented									—	—
9Dh	—	Unimplemented									—	—
9Eh	—	Unimplemented									—	—
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	---- -000	---- -000	

FIGURE 4-7: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	\overline{TO}	\overline{PD}	Z	DC	C	bit0
bit7								
<p>bit 7: IRP: Register Bank Select bit (used for indirect addressing)</p> <p>1 = Bank 2, 3 (100h - 1FFh)</p> <p>0 = Bank 0, 1 (00h - FFh)</p>								
<p>bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)</p> <p>11 = Bank 3 (180h - 1FFh)</p> <p>10 = Bank 2 (100h - 17Fh)</p> <p>01 = Bank 1 (80h - FFh)</p> <p>00 = Bank 0 (00h - 7Fh)</p> <p>Each bank is 128 bytes</p>								
<p>bit 4: \overline{TO}: Time-out bit</p> <p>1 = After power-up, CLRWDI instruction, or SLEEP instruction</p> <p>0 = A WDT time-out occurred</p>								
<p>bit 3: \overline{PD}: Power-down bit</p> <p>1 = After power-up or by the CLRWDI instruction</p> <p>0 = By execution of the SLEEP instruction</p>								
<p>bit 2: Z: Zero bit</p> <p>1 = The result of an arithmetic or logic operation is zero</p> <p>0 = The result of an arithmetic or logic operation is not zero</p>								
<p>bit 1: DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed)</p> <p>1 = A carry-out from the 4th low order bit of the result occurred</p> <p>0 = No carry-out from the 4th low order bit of the result</p>								
<p>bit 0: C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)</p> <p>1 = A carry-out from the most significant bit of the result occurred</p> <p>0 = No carry-out from the most significant bit of the result occurred</p> <p>Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.</p>								

R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as '0'
- n = Value at POR reset

FIGURE 4-8: OPTION REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	bit7																											
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0																														
								bit0																													
<p>bit 7: RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values</p> <p>bit 6: INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin</p> <p>bit 5: T0CS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)</p> <p>bit 4: T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin</p> <p>bit 3: PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module</p> <p>bit 2-0: PS2:PS0: Prescaler Rate Select bits</p> <table border="1"> <thead> <tr> <th>Bit Value</th> <th>TMR0 Rate</th> <th>WDT Rate</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>1 : 2</td> <td>1 : 1</td> </tr> <tr> <td>001</td> <td>1 : 4</td> <td>1 : 2</td> </tr> <tr> <td>010</td> <td>1 : 8</td> <td>1 : 4</td> </tr> <tr> <td>011</td> <td>1 : 16</td> <td>1 : 8</td> </tr> <tr> <td>100</td> <td>1 : 32</td> <td>1 : 16</td> </tr> <tr> <td>101</td> <td>1 : 64</td> <td>1 : 32</td> </tr> <tr> <td>110</td> <td>1 : 128</td> <td>1 : 64</td> </tr> <tr> <td>111</td> <td>1 : 256</td> <td>1 : 128</td> </tr> </tbody> </table>											Bit Value	TMR0 Rate	WDT Rate	000	1 : 2	1 : 1	001	1 : 4	1 : 2	010	1 : 8	1 : 4	011	1 : 16	1 : 8	100	1 : 32	1 : 16	101	1 : 64	1 : 32	110	1 : 128	1 : 64	111	1 : 256	1 : 128
Bit Value	TMR0 Rate	WDT Rate																																			
000	1 : 2	1 : 1																																			
001	1 : 4	1 : 2																																			
010	1 : 8	1 : 4																																			
011	1 : 16	1 : 8																																			
100	1 : 32	1 : 16																																			
101	1 : 64	1 : 32																																			
110	1 : 128	1 : 64																																			
111	1 : 256	1 : 128																																			

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

FIGURE 4-9: INTCON REGISTER
(ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	bit0	
bit7									
bit 7: GIE: ⁽¹⁾ Global Interrupt Enable bit 1 = Enables all un-masked interrupts 0 = Disables all interrupts									
bit 6: PEIE: Peripheral Interrupt Enable bit 1 = Enables all un-masked peripheral interrupts 0 = Disables all peripheral interrupts									
bit 5: TOIE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt									
bit 4: INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt									
bit 3: RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt									
bit 2: TOIF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow									
bit 1: INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur									
bit 0: RBIF: RB Port Change Interrupt Flag bit 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state									

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as '0'
- n = Value at POR reset

FIGURE 4-11: PIE1 REGISTER PIC16C73/73A/74/74A/76/77 (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	bit0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE			

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7:

PSPIE⁽¹⁾: Parallel Slave Port Read/Write Interrupt Enable bit

1 = Enables the PSP read/write interrupt

0 = Disables the PSP read/write interrupt

bit 6:

ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D interrupt

0 = Disables the A/D interrupt

bit 5:

RCIE: USART Receive Interrupt Enable bit

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

bit 4:

TXIE: USART Transmit Interrupt Enable bit

1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

bit 3:

SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt

0 = Disables the SSP interrupt

bit 2:

CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1:

TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0:

TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

R = Readable bit
 W = Writable bit
 U = Unimplemented bit,
 read as '0'
 - n = Value at POR reset

FIGURE 4-13: PIR1 REGISTER PIC16C73/73A/74/74A/76/77 (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	bit7
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF		

R = Readable bit
W = Writable bit
U = Unimplemented bit, read as '0'
- n = Value at POR reset

- bit 7: **PSPIF⁽¹⁾**: Parallel Slave Port Read/Write Interrupt Flag bit
1 = A read or a write operation has taken place (must be cleared in software)
0 = No read or write has occurred
- bit 6: **ADIF**: A/D Converter Interrupt Flag bit
1 = An A/D conversion completed (must be cleared in software)
0 = The A/D conversion is not complete
- bit 5: **RCIF**: USART Receive Interrupt Flag bit
1 = The USART receive buffer is full (cleared by reading RCREG)
0 = The USART receive buffer is empty
- bit 4: **TXIF**: USART Transmit Interrupt Flag bit
1 = The USART transmit buffer is empty (cleared by writing to TXREG)
0 = The USART transmit buffer is full
- bit 3: **SSPIF**: Synchronous Serial Port Interrupt Flag bit
1 = The transmission/reception is complete (must be cleared in software)
0 = Waiting to transmit/receive
- bit 2: **CCP1IF**: CCP1 Interrupt Flag bit
Capture Mode
1 = A TMR1 register capture occurred (must be cleared in software)
0 = No TMR1 register capture occurred
Compare Mode
1 = A TMR1 register compare match occurred (must be cleared in software)
0 = No TMR1 register compare match occurred
PWM Mode
Unused in this mode
- bit 1: **TMR2IF**: TMR2 to PR2 Match Interrupt Flag bit
1 = TMR2 to PR2 match occurred (must be cleared in software)
0 = No TMR2 to PR2 match occurred
- bit 0: **TMR1IF**: TMR1 Overflow Interrupt Flag bit
1 = TMR1 register overflowed (must be cleared in software)
0 = TMR1 register did not overflow

FIGURE 4-14: PIE2 REGISTER (ADDRESS 8Dh)




FIGURE 4-15: PIR2 REGISTER (ADDRESS 0Dh)




FIGURE 4-16: PCON REGISTER (ADDRESS 8Eh)




TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input or VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/ \overline{SS} /AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	--0x 0000	--0u 0000
85h	TRISA	—	—	PORTA Data Direction Register						--11 1111	--11 1111
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	----- -000	----- -000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

TABLE 5-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB Data Direction Register									1111 1111
81h, 181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

TABLE 5-5: PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2 ⁽¹⁾	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK ⁽²⁾	bit6	ST	Input/output port pin or USART Asynchronous Transmitt, or USART Synchronous Clock
RC7/RX/DT ⁽²⁾	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data

Legend: ST = Schmitt Trigger input

Note 1: The CCP2 multiplexed function is not enabled on the PIC16C72.

2: The TX/CK and RX/DT multiplexed functions are not enabled on the PIC16C72.

TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

TABLE 5-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTD Data Direction Register								1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits				0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)




TABLE 5-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/ \overline{RD} /AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in parallel slave port mode or analog input: \overline{RD} 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected)
RE1/ \overline{WR} /AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in parallel slave port mode or analog input: \overline{WR} 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected)
RE2/ \overline{CS} /AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in parallel slave port mode or analog input: \overline{CS} 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE	—	—	—	—	—	RE2	RE1	RE0	----- -xxx	----- -uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits		0000 -111		0000 -111
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	----- -000	----- -000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all POR, other resets
08h	PORTD	Port data latch when written; Port pins when read									xxxxx xxxxx uuuu uuuu
09h	PORTE	—	—	—	—	—	RE2	RE1	RE0	----- -xxxx ----- -uuu	
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits			0000 -111	0000 -111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	----- -000	----- -000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

FIGURE 7-1: TIMER0 BLOCK DIAGRAM




TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h, 101h	TMR0	Timer0 module's register									xxxx xxxx
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
81h, 181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	—	—	PORTA Data Direction Register							--11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	bit0
bit7								
<p>bit 7-6: Unimplemented: Read as '0'</p> <p>bit 5-4: T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value</p> <p>bit 3: T1OSCEN: Timer1 Oscillator Enable Control bit 1 = Oscillator is enabled 0 = Oscillator is shut off Note: The oscillator inverter and feedback resistor are turned off to eliminate power drain</p> <p>bit 2: T1SYNC: Timer1 External Clock Input Synchronization Control bit <u>TMR1CS = 1</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input <u>TMR1CS = 0</u> This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.</p> <p>bit 1: TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4)</p> <p>bit 0: TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1</p>								

R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as '0'
- n = Value at POR reset

FIGURE 8-2: TIMER1 BLOCK DIAGRAM




TABLE 8-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register				T1CKPS0	T1CKPS1	T1OSCEN	T1SYNC	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register				T1OSCEN	T1CKPS0	T1OSCEN	TMR1CS	xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	—	—	T1CKPS0	T1CKPS1	T1OSCEN	TMR1ON	--00 0000	--uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A/76, always maintain these bits clear.

Note 2: The PIC16C72 does not have a Parallel Slave Port or a USART, these bits are unimplemented, read as '0'.

FIGURE 9-1: TIMER2 BLOCK DIAGRAM




FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	bit7
bit0								
<p>bit 7: Unimplemented: Read as '0'</p> <p>bit 6-3: TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits</p> <p>0000 = 1:1 Postscale</p> <p>0001 = 1:2 Postscale</p> <p>•</p> <p>•</p> <p>•</p> <p>1111 = 1:16 Postscale</p> <p>bit 2: TMR2ON: Timer2 On bit</p> <p>1 = Timer2 is on</p> <p>0 = Timer2 is off</p> <p>bit 1-0: T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits</p> <p>00 = Prescaler is 1</p> <p>01 = Prescaler is 4</p> <p>1x = Prescaler is 16</p>								

R	= Readable bit
W	= Writable bit
U	= Unimplemented bit, read as '0'
-n	= Value at POR reset

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSP1F(1,2)	ADIF	RCIF(2)	TXIF(2)	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSP1E(1,2)	ADIE	RCIE(2)	TXIE(2)	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 module's register			TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Period Register								1111 1111	1111 1111

FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h)/CCP2CON REGISTER (ADDRESS 1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit7							
bit0							


R = Readable bit
W = Writable bit
U = Unimplemented bit, read as '0'
- n = Value at POR reset

bit 7-6: **Unimplemented:** Read as '0'

bit 5-4: **CCPxX:CCPxY:** PWM Least Significant bits
Capture Mode: Unused
Compare Mode: Unused
PWM Mode: These bits are the two LSBs of the PWM duty cycle. The eight MSBs are found in CCPxL.

bit 3-0: **CCPxM3:CCPxM0:** CCPx Mode Select bits
0000 = Capture/Compare/PWM off (resets CCPx module)
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode, set output on match (CCPxIF bit is set)
1001 = Compare mode, clear output on match (CCPxIF bit is set)
1010 = Compare mode, generate software interrupt on match (CCPxIF bit is unaffected)
1011 = Compare mode, trigger special event (CCPxIF bit is set; CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled))
11xx = PWM mode

Diagram illustrating a 2D array structure with 8 rows and 4 columns. The first row is labeled "OPTION" and contains the values 7, 0, 0, 0. An arrow points from the text "Ura/4" to the first column. The text "F = Ura/4/pre" is at the bottom.



Ura/4

OPTION

7

0 0

F = Ura/4/pre

Diagram illustrating a 2D array structure with 8 rows and 4 columns. The first row is labeled "OPTION" and contains the values 7, 0, 0, 0. An arrow points from the text "Ura/4" to the first column. The text "F = Ura/4/pre" is at the bottom.

■ Uporaba časovnika

Želimo doseči zakasnitev za 10ms pri uri 10Mhz.

$$T = 10 \text{ ms} = 1/F \rightarrow F = 100 \text{ Hz}$$

$$\text{Ura} = 10 \text{ Mhz} = 10000000 \text{ Hz}$$

$$F = \text{Ura}/4/\text{preddelilnik}/\text{TMR0}$$

$$= 10000000/4/\text{preddelilnik}/\text{TMR0} = 100$$

$$\Rightarrow \text{preddelilnik}/\text{TMR0} = 25000$$

če izberemo preddelilnik = 256

$$\Rightarrow \text{TMR0} \approx 97 = 61\text{h}$$

TMR0	EQU	1		; definicija simboličnih konstant
STATUS	EQU	3		
...				
START	MOVLW	07h		; inicializacija časovne logike
	OPTION			; preddelilnik = 256
...				
CRLF		TMR0		; časovnik postavimo na 0
CAKAJ	MOVE	TMR0, 0		; vrednost časovnika prenesemo v W
	SUBLW	61h		; in odštejemo 97
	BTFSS	STATUS, 2		; testiramo zastavico Z
	GOTO	CAKAJ		; zastavica Z=0 => TMR0<97
...				; Z=1 => TMR0=97 => čas je potekel